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Context-Dependent Task
Hajar Asgari, Babak Mazloom-Nezhad Maybodi, Raphaela Kreiser, and Yulia Sandamirskaya
Abstract—Neuromorphic engineers aim to develop event-based
spiking neural networks (SNNs) in hardware. These SNNs closer
resemble dynamics of biological neurons than todays’ artificial
neural networks and achieve higher efficiency thanks to the
event-based, asynchronous nature of processing. Learning in
SNNs is more challenging, however. Since conventional supervised
learning methods cannot be ported on SNNs due to the non-
differentiable event-based nature of their activation, learning
in SNNs is currently an active research topic. Reinforcement
learning (RL) is particularly promising method for neuromorphic
implementation, especially in the field of autonomous agents’
control, and is in focus of this work. In particular, in this paper we
propose a new digital multiplier-less hardware implementation
of an SNN. We show how this network can learn stimulus-
response associations in a context-dependent task through a RL
mechanism. The task is inspired by biological experiments used
to study RL in animals. The architecture is described using
the standard digital design flow and uses power- and space-
efficient cores.We implement the behavioral experiments using a
robot, to show that learning in hardware also works in a closed
sensorimotor loop.
Index Terms—Neuromorphic engineering, spiking neural net-
works (SNN), event driven, context-dependent task, reinforce-
ment learning (RL), field programmable gate array (FPGA).
I. INTRODUCTION
By the end of the Moore’s law, there is a need for new
computing architectures that respect the severe cost and power
reduction constraints. In contrast to the von Neumann pro-
cessing architecture, the biological brain includes billions of
neurons and thousands of synapses per neuron with high fan-
out event-driven communication to attain exceptional energy
efficiency [1]–[3]. During the past few years, SNNs have
received considerable attention in the artificial neural network
community due to their performance-resource trade-off. On
the other hand, the neurosciece community is also interested in
their behavioral resemblance to biological neurons [4], [5]. In
spiked-based platforms parallel computational units (neurons)
produce events that model neurons’ spikes. Spikes produced
by source neurons are transmitted to one or more destination
synapses that alter these incoming signals with different gain
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factors and temporal filtering, and convey them to the post-
synaptic neuron. In these event-driven SNNs, information can
be encoded in the timing of these events, their firing rates, or
stable activity patterns in large neuronal populations [6], [7].
Accordingly, several research groups around the world recently
have proposed approaches for building reconfigurable spiked-
based neural processing architectures [3], [6], [8]–[16]. The
Field-Programmable Gate Arrays (FPGAs) have advantageous
features for prototyping neuromorphic systems, such as flexi-
bility, reliability, and reconfigurability [17]–[19]. Lately, such
reconfigurable digital platforms have been utilized to realize
models of the biological nervous system [13]–[15]. Most of
the recent spiking neural network models on hardware have
addressed pattern classification and vision applications and
demonstrated outstanding improvements in energy efficiency
compare to software computations [3], [9], [19]. However, be-
sides needs for image classification, autonomous systems such
as mobile robots are reported as a potential field for neuromor-
phic applications [20], [21]. Motivated by these findings this
paper proposes a digital circuit implementation of an event-
driven spiking neural network. We use this model to demon-
strate learning a context-dependent task through reinforcement
learning [22], suitable for realization of online learning on
an autonomous agent. Such context-dependent tasks are used
in biology to explore reinforcement learning in situations,
where different state-action value functions need to be learned,
depending on the context. RL is used to model animal behavior
in such a task. The proposed digital spiking network model
realizes such reinforcement learning in hardware. We show
that the system is able to learn the link between an item
and a context while developing independence for the place, as
observed in computational models of animal experiments [22],
[23]. Reinforcement learning is a method of learning how
to make a correct decision in an autonomous agent [24]. In
RL, the autonomous agent is trained by interacting with an
environment and receiving rewards based on its experience. In
pursuit of learning, the agent senses the environment, selects
an action, and updates the internal representation of the value
of the state, the action, or the state-action pair based on an
intermittent rewarding signal. Eventually, the agent learns to
maximize the cumulative reward in the long run. Thus, RL
is a biologically inspired algorithm, which can provide true
autonomy in intelligent systems [25].
Modelling SNN for RL includes high accuracy calculations
of the membrane potential and, consequently, for implement-
ing these networks, high precision leaky integrate-and-fire
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(LIF) neuron and spike-timing-dependent plasticity (STDP)
based synapse modules are needed. We implement the network
on an FPGA chip and compare the hardware model results
during learning with the computational model of rat behavior
and the animal experiment [22], [23].
The main contributions of the manuscript are the following:
• Proposing a new multiplier-less event-driven SNN archi-
tecture for a context-dependent task through reinforce-
ment learning algorithm.
• Presenting a simple high precision model for synaptic
strength based STDP.
• Introducing a digital multiplier-less model for LIF neuron
based on state machine diagram concept.
• Suggesting a new verification demo with a robotic ex-
periment for reinforcement learning mechanism in neu-
romorphic applications.
The manuscript starts with a description of the context-
dependent task, the SNN model, and the learning mechanism
in Section II. After that, we introduce the proposed hard-
ware implementation methods for neurons, synapses, and the
overall system architecture in Section III. Then, in Section
IV implementation results and verification reports by robotic
experiment are presented. Also in section IV, we provide
a discussion on the network and previous studies. Finally,
section V concludes the paper.
II. BACKGROUND OF BIOLOGICAL MODEL
A. Description of The Context Dependent Task
The context-dependent task was designed to examine the
hippocampal principal neurons behavior during training which
of two items is rewarded depending on the environment
properties [23]. In the original experiment, there were two
boxes as contexts A and B with a shared entrance which
separates the boxes. Contexts had different kinds of wallpaper
and floors. Before starting each trial, the rats were able to
move between the two boxes. By the beginning of each trial
boxes’ entrance was closed and rats were isolated in one of
them. Each context has two positions (positions 1 and 2). In
each trial, two pots as Item X and Y were randomly located
in two different positions. These pots differed in terms of
filling material and only one of them contained a reward. In
context A, Item X contained a reward whereas in context B,
item Y contained a reward. In the model for this experiment,
there are 4 spatial locations A1, A2, B1, B2. For example,
A1 refers to position 1 in context A. Due to the position
of items X and Y and the contexts, eight different triplets
appear. For example, triplet A1X means that item X locates in
position 1 in context A. A group of these triplets is rewarded
and another group is not. The rewarded group includes A1X,
A2X, B1Y, and B2Y and the non-rewarded group contains
A1Y, A2Y, B1X, and B2X. After training, when the rat starts
searching for the rewarded group triplets, it digs into the pots
immediately; which means the rat gets closer to the pot and
gets the hidden reward inside the pot. However, starting from
the non-rewarded triplets most of the time causes a movement
to another place in the same context. All combinations of
contexts, items, and places in an experiment are shown in
Fig. 1. In Fig. 1(a) A1X, A2Y, B1Y, and B2X are shown,
while Fig. 1(b) shows A1Y, A2X, B1X, and B2Y.
Fig. 1: Schematics of the stimuli combinations, used in
the animal experiments on context-derapendent reinforcement
learning: In context A item X contains a buried reward and in
context B item Y contains a buried reward. (a) Triplets A1X,
A2Y, B1X, B2Y. (b) Triplets A1Y, A2X, B1Y, B2X
B. Spiking Neural Network Model
The spiking neural network model for learning the context-
dependent task is depicted in Fig. 2. This network models
CA1 region in Hippocampus which includes an Input (sensory)
layer, a hidden (Hippocampal) layer and an output (motor)
layer. Fig. 3 shows that the CA1 region in Hippocampus
receives its motivation input from entorhinal cortex and sends
its output back to the entorhinal cortex via subiculum or
directly [26]. Thus, the sensory layer of the SNN is related
to a group of neurons in CA1 that receives motivation input
from entorhinal cortex neurons. The motor layer in Fig. 2
corresponds to neurons in layer CA1 that are connected
to entorhinal cortex neurons; Finally, the hippocampal layer
models a few neurons in the CA1 region [22]. In this model,
the input layer includes six neurons and provides context-
place information. Adaptive unidirectional excitatory weights
connect all these input neurons to all hippocampal neurons.
The eight hippocampal neurons in the hidden layer have
inhibitory connections among themselves, but they don’t have
self-inhibition. A number of plastic excitatory synapses con-
nect all hippocampal neurons to the output layer neurons.
Similar to the hippocampus layer, neurons in the output layer
have inhibitory connections within themselves. Thus, in this
network sensory and output layers are winner-take-all (WTA)
networks [22].
C. Learning Mechanisms
In this network, Hebbian learning is used as the basic
learning mechanism, modeled through an STDP rule combined
with an activity replay. The learning approach for the context-
dependent task is reinforcement learning. In RL, the agent
receives rewards by interacting with the environment and
updates its “value function” and/or “policy” (modelled by the
feedforward weights in the network in Fig. 2) by going through
a sequence of state-action pairs. In the model, there are two
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS (TCAS-I) 3
Fig. 2: The spiking network, used to model the Hippocampal
network involved in reinforcement learning in the context-
dependent task in animals: an Input (sensory) layer with six
neurons, a Hidden (Hippocampus) layer with eight neurons,
and an output (motor) layer with two neurons. Excitatory all-
to-all synaptic weights connect all neurons from input layer
to hidden layer and from hidden layer to output layer (black
lines). There are all to all inhibitory synaptic weights except
self-connections within neurons in the hidden and output
layers (red lines).
Fig. 3: Anatomy of the hippocampal formation, involved in the
reinforcement learning task: CA-cornu ammonis, DG-dentate
gyrus, S-subiculum, EC-entorhinal cortex [26].
phases during training: in the behavior phase in each trial a
sequence of states and actions is stored in memory. Then,
in the replay phase this state-action sequence is replayed in
a forward order if the reward was received and in reverse
order if no reward was received [22]. Fig. 4 shows how the
learning mechanism works for both forward and reverse order
replay. In Fig. 4(a) the triplet A1X causes “digging”1 and the
agent receives a reward. During replay of the rewarded state-
action sequence, the input layer fires first, the second layer fires
next and finally the output layer fires. This causes a positive
timing difference for all related synapse and LTP2. Digging
in triplet A1Y causes a non-rewarded action which is shown
in Fig. 4(b). During replay in reverse temporal order, firing
starts from the third layer and the first layer fires at the end.
In this case, all post-synaptic neurons fire before pre-synaptic
neurons, leading to LTDs3 in the synapses [22].
Fig. 4: (a) Replaying the rewarded action sequence: triplet
A1X, action dig; neurons in the first layer fire first then
the second layer and finally third layer fire respectively.
(b) Replaying the non-rewarded action sequence in reverse
temporal order: triplet A1Y, action dig; Firstly The third layer
fires, then the second layer and the first layer fire respectively.
III. SYSTEM ARCHITECTURE
The proposed architecture implements spiking neurons con-
nected by the plastic and static synapses through the synaptic
crossbar. Neurons communicate with each other by sending
spikes. We design the network architecture to be event-driven
and extremely parallel. There are multiply operations in the
dynamic equation of neuron and synapse models behaviour. A
multiplier is the most expensive core in these modules in terms
of area, latency, and power consumption. Thus, in the proposed
hardware model, we aim to avoid using any multiplier.
Fig. 5 shows the architecture of the proposed fully digital
1“Dig” in the experiment is an action that the rat takes if it decides that
there is a reward hidden in the currently selected box. Otherwise, the rat walks
to the different location, an action termed “move” in the experiments.
2Long-term potentiation, i.e. increase of the synaptic weight.
3Long-term depression, i.e. decrease of the synaptic weight.
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SNN. Similar to the other neuromorphic systems, spiking
neurons and synapses are the most important parts of the
proposed system. In this network, a synaptic crossbar connects
all neurons. Besides neurons, synapses and synaptic crossbar,
some peripheral cores for managing network behavior are
crucial. Therefore the system consists of four different parts:
a neurons core that stores all neurons from different layers
in a row, a synapses core, a synaptic-crossbar core
that provide appropriate connections among all neurons, and
finally a controller-unit for managing all sequences.
We will present the details of each block in the following.
A. Neurons Core
Neuron is the main computing element in a SNN. All
neurons in the neuron core are sorted in a row. The neuron
model used in our hardware is based on a low-complexity
LIF. The dynamic behavior of the neuron is similar to a
first order circuit that only contains one storage element. The
membrane potential Vm is modelled by electrical potential on
a capacitance C driven by the input current I while there is
a constant leakage current through Gl channel. In the LIF
equation, Vreset is the resting potential for the membrane [22],
[27]. Additionally, when the membrane voltage Vm crosses the
threshold voltage, Vth, the neuron fires a spike at the output
and, in the next time step, the membrane voltage is set to
Vreset [27], [28]. In the following we present an in-depth
description of our implementation of the LIF neuron model.
1) Digital Neuron Implementation: Operation of LIF neu-
ron model can be simplified in four basic states. 1. Resting,
2. Waiting, 3. Integrating, 4. Firing. The LIF neuron model is
summarized in Table I. In the following, the neuron operation
in each state is described:
• Resting-state: In this state the neuron is not active
and the membrane voltage is equal to resting voltage.
According to the Table I, the membrane voltage for an
inactive neuron is equal to Vreset.
• Integrating-state: At the arrival of input spikes, neuron’s
state changes to integrating. For the jth neuron in the nth
time step, the membrane potential V jm[n] is the sum of the
membrane potential in the previous time-step V jm[n− 1]
and the synaptic input. For each of the N synapses, the
synaptic input is the spike input Ai (input spike from
the jth neuron) multiplied by the signed synaptic weight
W . W [i][j] is the synaptic weight between the ith and
jth neurons. In this model, it is possible to provide a
spiking rate, expressed as input potential V jin directly as
input to neurons instead of individual spikes. Following
each Integrating state, the LIF neuron state can change
to either waiting or firing states based on the membrane
voltage value.
• Waiting-state: In this state the leakage value Vl is
subtracted from the membrane potential. With a linear
leak, this constant value is subtracted every time-step
regardless of the membrane potential value. In this state
the LIF neuron is active and is waiting for the next input
spike or input constant voltage.
• Firing-state: Whenever the membrane voltage reaches
the threshold, the value state changes to firing-state. In
this state a spike is generated at the neuron’s output, the
membrane voltage is set to the resting value, and the
neuron goes to the waiting-state again.
As a neuron’s output is a function of only its current state
and not its input, the proposed neuron model is based on
a Moore Finite State Machine concept. The state diagram
of the neuron which describes visually the operation of the
circuit is depicted in Fig. 6. Every circle represents a state in
the upper part and the output of the neuron in the lower part.
Every arrow represents a transition from one state to another.
A transition happens once every clock cycle. Depending on
the current Input, we may go to a different state each time.
In the integrating-state, the transitions happen due to the
current membrane voltage. The circuit level block diagram
of membrane potential dynamical behavior of the neuron in
each state is depicted in Fig. 7.
TABLE I: The LIF neuron equations
Resting No-spike
V jm[n] = Vreset
Integrating No-spike
V jm[n] = V
j
m[n− 1] +
∑all
i=1 AiW [i][j] + V
j
in[n]
Waiting No-spike
V jm[n] = V
j
m[n− 1] − Vl
Firing Spike
V jm[n] = Vreset
B. Synapses Core
The other most important unit of a spiking neural network is
the synapse. In this network there is a couple of synapse types:
inhibitory static synapses and excitatory plastic synapses. In
the first group, the synapses have a negative effect on mem-
brane voltage and provide lateral inhibition within neurons.
All inhibitory synapses provide a strong inhibition and their
value does not alter during network operation. In contrast
to inhibitory synapses, the excitatory synapses enhance the
postsynaptic neuron’s membrane voltage. The values of these
synapses are modified during replay-mode due to the spike-
timing-dependent plasticity (STDP) learning algorithm. In the
next subsections, the learning algorithm is described in detail.
1) Plastic Synapse Dynamics: The proposed computational
model uses STDP based rule for the weight update [22]. The
STDP algorithm adapts the weight of a synapse according to
timing difference between the pre- and post-synaptic spikes ar-
rival times. If a pre-synaptic spike arrives several milliseconds
before the post-synaptic spike, the weight of the synapse will
be raised. This gives a positive time difference ∆t > 0, which
leads to a synaptic LTP. On the other hand, the weight will be
decreased if the post-synaptic spike arrives before than pre-
synaptic spike. This gives a negative time difference ∆t < 0,
which leads to synaptic LTD [29]. The amount of synaptic
modification is determined by the following equations:
τw
dW
dt
=
{
A+(WMax −W )exp(∆t/τ+) ∆t > 0,
A−(WMin −W )exp(∆t/τ−) ∆t < 0,
(1)
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Fig. 5: System level architecture of digital multiplier-less event-driven SNN for learning a context-dependent task.
Fig. 6: The state diagram of the LIF neuron.
Fig. 7: Circuit level block diagram for calculating the mem-
brane voltage of neuron in each state.
Where W is the synaptic weight and WMax and WMin
determine the dynamic range of its variation, dWdt is the modifi-
cation rate of the synapse, ∆t is the timing difference between
arrival time of the pre- and post-synaptic spikes, A+ and A−
are amplitudes of synaptic modification and the time constants
τ+, τ− and τw control the weight adaptation, exponentially
decaying influence of LTP and LTD, respectively. Such ef-
fects occur within a small time window. Fig. 8(a) depicts
the modification value of the synapse over timing difference
for three different initial synapse values. In the background
computational model, the amplitude for potentiating is three
times bigger than the amplitude for depression [22].
2) Digital Synapse Implementation: For implementing
synapses on silicon the adaptation rule should be simplified.
Otherwise, implementing the original learning rule with expo-
nential functions and multipliers causes utilization of a large
silicon area [30], [31]. In synapse model of the proposed
system, synaptic modification value depends on the previous
strength of synaptic weight. Effects of current synapse weight
on the next synapse weights is very important in order to
achieve the correct performance. For maximum simplification
and to keep this dependency, we propose the following simple
learning rule:
∆W =
{
A+(WMax −W ) if ∆t > 0 and Elearning = 1,
A−(WMax −W ) if ∆t < 0 and ELearning = 1,
(2)
where the ∆W is the synaptic modification value. Whenever
the scheduler sends a signal to enable the learning phase
(Elearning = 1) the synapse is eligible to adapt. Fig. 8(b)
shows the comparison between the proposed simple STDP
based synapse and the original model (Winit=0.5).
Algorithm 1 describes the proposed simplified hardware
model for this synapse. As long as the synapse is eligible for
learning, i.e. Elearning = True, synaptic modification is cal-
culated based on the pre- and post-synaptic spikes timing dif-
ference. A necessary procedure before entering the algorithm
is initializing synapses weights. Initial weights for excitatory
plastic synapses in this model have positive values around
(WMax − WMin)/2. To generate these numbers, several
configurable linear feedback shift register blocks (LFSR) are
employed. On the circuit level, an LFSR consists of a few flip-
flops in a row, wired as a shift-register with feedbacks through
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Algorithm 1 Simplified Plastic Synapse Algorithm.
Input pre and post-synaptic spikes.
Elearning, WPreviews
Output Wnew
1: if (Spike pre = True) then
2: Store Tpre
3: if (Spike post = True) then
4: Store Tpost
5: while Elearning = True do . Eligible to adapt
6: ∆t← Tpre − Tpost
7: if ∆t > 0 then
8: Wnew ←WPreviews + (WPreviews << A+)
9: else if ∆t < 0 then
10: Wnew ←WPreviews − (WPreviews << A−)
11: else
12: Wnew ←WPreviews
XOR gates [32]. Although there are a lot of models for LFSRs,
to study this network with different initial synaptic weights,
configurable LFSR was selected. A configurable LFSR has this
ability to start random numbers from an arbitrary number as a
seed and has a random polynomial equation as feedback [32].
Fig. 8: (a) Synaptic modification of original rule over spike
time difference for three initial weights. (b) Original (green
dashed line) and proposed simplified (blue line) STDP mod-
ification function over timing differences between arrival of
pre- and post-synaptic spikes.
C. Synaptic Crossbar
In this network, as shown in Fig. 5, all neurons are sorted
in a row and are connected through the synaptic crossbar. In
the synaptic crossbar in Fig. 5, the excitatory and inhibitory
synapses are illustrated using black and red circles, respec-
tively. In this system, WTA networks are created using posi-
tive and negative synaptic weights (excitatory and inhibitory
synapses). Neurons in each layer amplify their local activity
by being excitatory connected to neurons in the previous layer.
In the WTA networks, the winners inhibit their neighboring
neurons by being all connected via inhibitory synapses. This
type of WTA computation has been proposed in hierarchical
models of vision and in models of selective attention and
recognition [33]–[35].
TABLE II: Details of selected parameters
LIF neuron
Threshold membrane potential Vth -50 mV
Reset membrane potential Vreset -70 mV
Neuron leakage voltage Vleakage 1.2× 10−7(V)
STDP rule
Spike amplitude when ∆t > 0 A+ +2−10
Spike amplitude when ∆t < 0 A− −2−11
Synaptic weight maximum activation Wmax 1
Synaptic weight minimum activation Wmin 0
Design choice
Number representation Nb 32 fixed-point
# Fractional bits Nbf 31
# Integer bits NbI 1
# Input neurons NInput 6
# Hidden neurons NHidden 8
# Output neurons NOutput 2
Maximum time interval for a trial Ttrial 30000 Tclk
Maximum time interval for replay Treplay 130 Tclk
Input voltage for input neurons Vinput 1.28 mV
Input voltage for hidden neurons Vhidden 1.48 mV
Input voltage for output neurons Voutput 1.64 mV
D. Controller Unit
The controller unit is responsible for controlling behavior
of the system, sequences of states, data storage, and preparing
initial weights for synapses. The controller unit consists of five
main sub-blocks:
• Scheduler: responsible for controlling the network se-
quences. This block receives controlling signals, spikes
of neurons, and feedback from other controlling blocks.
Based on the input signals, the scheduler decides the
next system operation and sends controlling signals to
neurons, synapses, and other controlling blocks.
• Behaviour-mode: for controlling the SNN inputs during
the behavioral phase. This block gets inputs from the
scheduler and is always aware of the neurons’ spikes.
This block is responsible for providing suitable input to
the neurons in the behavior phase, sending the neurons
activities to the history block, and sending back the
controlling signal to the scheduler.
• Replay-mode: for managing network parameters during
the replay and learning phases. This block is controlled
by the scheduler and provides suitable inputs to neurons
during the replay phase and also sends back the control-
ling signal to the scheduler.
• History-of-sequences: for saving the sequence of two
latest neurons activities in the behavioral phase. This
control block receives inputs from the Behaviour-mode
block, saves them for a set time and provides the required
information for the Replay-mode block.
• Initializing-synapses: generates all initial inhibitory and
excitatory values for synaptic weights using linear feed-
back shift register (LFSR) blocks. This block gets a
controlling signal from the scheduler and sends initial
weights to the synaptic crossbar block.
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IV. RESULTS AND DISCUSSION
A. Modeling the Biological Experiment in Hardware
The spiking neural network model for learning context-
dependent task includes 16 neurons (6 input, 8 hidden and 2
output neurons), 64 plastic excitatory synapses (6×8 synapses
between input and hidden layers and 8× 2 synapses between
hidden and output layers), 58 inhibitory non-plastic synapses
(56 for hidden layer and 2 for output layer) and, finally, the
controller parts. At the beginning of the experiment, all the
neurons are in the resting state. The initializing-synapses core
provides initial random weights for plastic synapses. This core
also constructs WTA networks by assigning strong inhibition
value to the appropriate synaptic connections. Network opera-
tion repeats more than 100 trials and each time network starts
from a randomly selected input stimulus. Each trial consists of
two different modes: behavioral and replay. The controller unit
receives a controlling signal run for starting whole experiment
and also start-trial for starting each trial. The scheduler
also receives spikes from the output layer of the neuronal
network. At the beginning of a trial, the scheduler enables
the behavior-mode core. According to spikes from the output
layer, after getting events from the “dig” output neuron, the
scheduler switches to the replay mode. The scheduler also
assigns a selective signal to the multiplexer which provides
input voltages for neurons in each mode. Operation of the
network in both modes is described in the following:
1) Behavior-mode: During the behavior-mode, the network
starts from a randomly selected triplet, for example, starts
from context A, Position 1 where item X is located (A1X). As
each trail occurs in one of the two contexts, each triplet has
an accompanying complimentary combination of the context,
position, and item. For example, A2Y is a complimentary of
A1X. Based on the value of the synaptic weights, the behavior
phase can include a few movements between the two triplets
(if “move” output neuron is active) and ends up by digging
on one of them (if “dig” output neuron is active). After each
movement or each dig, the states of all neurons are sampled
in the history-of-sequences. The goal is that by the end of the
behavior phase, the history of a maximum two latest actions
sequences (stimulus-response pairs) is stored.
2) Replay-mode: In the replay phase, the scheduler sends
controlling signal E-learning to the plastic synapses and
makes them eligible to learning. Furthermore, according to
the obtained reward and the sampled action sequences, the
Replay-mode unit provides suitable inputs for all neurons. The
sequences replay within a specific time window (Table II).
The rewarded action sequences replay in a forward temporal
order. In order to encourage them to be chosen in the future,
combined with the STDP learning rule this replay enhances
the related synapses. Non-rewarded action sequences replay
in the backward temporal order. Combined with the STDP
learning rule such replay discourages the future use of such
action sequences.
B. Implementation Results
In this section we present simulation and implementation
results for the proposed network. All neurons, STDP-based
synapses and other peripheral parts are described using the
standard top-bottom digital ASIC design flow with separate
fully-synthesizable synchronous modules and therefore can be
implemented with state-of-the-art manufacturing techniques.
As multiplier is a high-cost core in terms of area utilization and
power consumption, the proposed architecture doesn’t contain
any multiplier. The Design choices we made are presented
in Table II. In order to get a fair balance between accuracy
and cost, the proposed spiking neural network model performs
data transformation using 32-bit fixed-point numbers with
31 fractional bits. As this research doesn’t aim to consider
reinforcement learning for large scale spiking neural network,
there are not many neurons and synapses in this network,
therefore we made point to point connections. In order to
minimize silicon area utilization, neuron and synapse blocks
are designed as simple as possible. As a proof of concept
we implement the network on Kintex-7 XC7kt160t FPGA
which is hosted in opal kelly XEM7360 board. Table III and
Table IV present the FPGA device utilization of the proposed
neuron and synapse implementation in comparison with the
previously published work. Kintex-7 XC7kt160t chip totally
contains 101400 slice LUTs and 202800 slice Flip Flops.
Each neuron uses less than 0.01 % of available slice FF
and 0.29 % of whole slice LUTs. Each synapse uses 0.02 %
and 0.17 % of slice FF and slice LUTs respectably. Table V
reports the FPGA device utilization of the proposed SNN and a
collection of previous studies on implementing different SNN
models, in which spiking neural networks are implemented
on similar hardware platforms. Please note that these neurons,
synapses, and networks are not applied in the same task.
Furthermore, different FPGA devices and synthesizer versions
have been used for implementations. Therefore, the device
utilization results presented in these tables must be considered
with caution. As Table V shows, the proposed spiking neural
network totally uses 4.39 percent of available Slice FFs, 18.80
percent of whole available slice LUTs.
By implementing the system on an FPGA running at
100 MHz (Tclk), we have a quite fast network. We simulate
our event driven network with randomly initialized synaptic
weights using the Xilinx Vivado Design suite. All the simu-
lation results data were stored in different files and analyzed
via MATLAB [46]. At the initial trials, the network could
not distinguish the correct response. After several trials the
network learned the task and “digged” When sensing either
item X in context A or item Y in context B. Fig. 9(a) depicts
performance of the network in a number of trials. Performance
is calculated by measuring the percentage of the mean number
of correct responses over a sliding window of 30 trials. We
proposed an event-driven hardware model which is able to
learn the same task as in biological experiments and previous
computational studies within about 100 trails and reached the
performance within 80 % to 90 % (Fig. 9(a)). The performance
converges after 100 trial and doesn’t change if training con-
tinuously. As shown in Fig. 9(b) in the experimental study
the context-dependant task was learned in about 100 trials
and rats reached about 90% correct behavioral response [23].
The computational model was able to learn the task in about
100 trials in average 80% to 90% correct detection rate [22]
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TABLE III: Device utilization plus performance comparison for the implemented neuron module. Abbreviations Used in this
table correspond to the circuit used for each neuron model. Abbreviations for this table are: Izhikevich (Izh), Adaptive-
Exponential (Adex), Morris-Lecar (MOL), FitzHigh-Nagumo(FINA), Hindmarch-Rose (HR).
Resource [14] [36] [37] [13] [38] [39] [40] [19] This work
Neuron Model Izh Adex Adex MOL FINA HR Wilson LIF LIF
Slice Registers 0 0 829 0 0 0 365 46 0
Flip Flops 493 388 0 618 526 431 - 0 2
Slice LUTs 617 1279 1221 3616 1085 659 611 56 292
Max speed(Mhz) 241.9 190 134.3 135 - 81.2 98 412.37 149
Device Virtex-II Virtex-II Spartan6 Virtex-II Virtex-II Virtex-II Virtex-6 Virtex-6 Kintex7
TABLE IV: Device utilization plus performance comparison for the implemented synapse module. Abbreviations Used in this
table correspond to the circuit used for each plasticity rule. These abbreviations include: Pair-based STDP (PSTDP), Minimal
TSTDP Hippocampal (MTH), Minimal TSTDP Visual Cotrex (MTVC), Calcium-Based (CAB), Serial PSTDP (Serial), Cell-
based PSTDP (Cell-based).
Resource [31] [12] [15] [15] [15] [41] [41] [30] [42] [42] This work
Learning Rule PSTDP CAB PSTDP MTH MTVC Serial Cell-based PSTDP PSTDP PSTDP PSTDP
Slice Registers - - 46 54 47 - - - 12 642 -
Flip Flops 39 292 - - - - - 398 16 671 38
Slice LUTs 18 309 36 41 26 47 339 1430 8 859 172
Max speed(Mhz) - 332 138 192 192 - - 200 816 362 151
Device Spartan3 Spartan6 Spartan6 Spartan6 Spartan6 Spartan3 Spartan3 Virtex6 Spartan6 Spartan6 Kintex7
TABLE V: Device utilization plus maximum frequency comparison for the implemented SNN.
Resource [19] [43] [44] [45] [17] [18] This work
Slice Registers 1023 50228 - 1032 1676 33 -
Flip flops - - - - - - 8906
Slice LUTs 11339 86032 - 6264 6214 19 19059
DSPs 0 1112 - - 32 0 0
Max speed(Mhz) 189 63.389 75 21.207 25 717 148.4
Device Virtex6 Virtex7 Spartan6 Zynq Spartan6 Terasic Kintex7
(Fig. 9(c)). Thus, the proposed digital event-driven network
has the performance more similar to animal behavior in the
experiment.
We evaluated the spike patterns during learning the
context-dependant task in a single exemplary run. In this
model, each time four out of eight neurons are included
in the functional network. In this specific run, as shown
in Fig. 10, neurons 2, 3, 4 and 6 are mostly involved in
the functional network. Fig. 10(a) depicts spiking events
of neuron 2 for eight different triplets. This neuron starts
firing mostly whenever network senses Item Y in context A
regardless of which position Item Y is located (Triplets A1Y
and A2Y). As Fig. 10(b) shows, the neuron 3 mostly fires
when network model sense item Y in context A (triplets
A1X and A2X). Spikes of neurons 4 and 6 are depicted in
Fig. 10(c) and (d). Neuron 4 fires whenever network sense
Item X and neurons 6 fires whenever network senses Items X
and Y, both in context B (Triplets B2X, B1Y, and B2Y). The
raster plot diagrams also confirm that in this run performance
is nearly 90% and the hardware model finally could not find
the reward in triplet B1X. Total number of spikes over each
input triplet for each neuron are illustrated in Fig. 11. Toward
the end of the simulation, the neuron 2 fires selectively for
item Y in context A, regardless of the place the item Y
appears (Fig. 11). Neuron 3 fires selectively for item X in
context A. Neuron 6 fires selectively for item Y in context B.
Neuron 4 fires selectively for item X in context B and place
1. Similar firing patterns were observed both experimentally
and in the computational model. Fig. 12 reports required
processing time for this network. As mentioned, for each
trial a triplet is specified as a starting point, and each trial
ends up in a “dig” action. Processing time means the whole
required time for each starting point to end up in a dig. In
the proposed neuron model the integration time for neurons
depends on the synaptic weights’ values. As after learning
the synaptic weights converge to margins, the processing time
for the latest trials is less than for the initial trials.
C. Verification by Robot Experiment
In order to verify the proposed system, we interfaced
the digital system on FPGA to a neuromorphic dynamic
vision sensor (DVS) mounted on a robotic vehicle and
developed an autonomous robotic agent that is able to learn
a context-dependent task. The experimental setup used in
this work consists of the Pushbot robotic vehicle with an
embedded DVS camera (eDVS [47]) and the Opallkelly
XEM7360 board. Furthermore, a computer is used to direct
the flow of events between the robot and the SNN on FPGA.
Fig. 13 shows the components of our hardware setup and
the information flow between different hardware components.
The Pushbot communicates with the computer via a wireless
interface for receiving motor commands and for sending
events produced by the DVS [48]. The computer runs a
simple program that manages the stream of events between
the system on FPGA and the robot. As shown in Fig. 14, we
define different stimuli using LEDs placed at different heights
(according to Table VI) and in different positions. Based
on the detected LED, a reward is produced for the network
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(a) (b) (c)
Fig. 9: Behavioral performance during successful learning of the context-dependent task: (a) The proposed digital event-driven
hardware model. (b) The animal experiment [23]. (c) The computational model [22].
internally. In each trial of the experiment, we put the robot in
front of one of the LEDs as the starting point and detect the
height of the LED based on the output of the DVS camera on
the robot, which leads to an identification of the triplet. In the
behavioral phase, based on the network input and the current
synaptic weights of the spiking neural network, the network
decides to move or dig. In this verification set up, for moving
the robot turns towards the other LEDs and for digging the
robot drives closer to the LED. As shown in Fig. 15, similar
to the simulation results, in robotic experiment performance
starts from around 50% in the first trials and gradually goes
up to around 85%. The supplementary movie shows robot
behavior in first trials and also after complete training 4.
TABLE VI: Details of the experiment: Network inputs, LEDs’
height, and expected actions after learning for each triplet.
Triplet A1X B1Y A2X B2Y A1Y B1X A2Y B2X
Input
1 0 0 0 1 0 0 0
0 1 0 0 0 1 0 0
0 0 1 0 0 0 1 0
0 0 0 1 0 0 0 1
1 0 1 0 0 1 0 1
0 1 0 1 1 0 1 0
Height
(cm) 0.5 15 13 8 11 6.5 2.5 19
Dig 1 1 1 1 0 0 0 0
Move 0 0 0 0 1 1 1 1
D. Discussion
Most practical studies in the field of neuromorphic tech-
nology similar to neural network accelerator, have focused
on pattern classification applications [3], [9]. So far there has
been little success on autonomous systems which learn tasks
by interacting with the environment. A strong relationship
between reinforcement learning and autonomous systems has
been reported in the literature [24]. In this study, we present
a digital multiplier-less event-driven spiking neural network
architecture for modeling reinforcement learning which is able
to learn a context-dependent task. The performance of the
proposed event-driven hardware in this task matches both the
4Shared video on youtube: https://youtu.be/W8u7UEWyLAs
behavioral performance of the animal experiment and compu-
tational model [22], [23]. The hardware model, computational
model, and also the robotic agent learned the task within
100 trials (see Fig. 9). Although the structure of the model
is relatively abstracted, it represents the interaction of the
hippocampus region CA1 with sensory input and motor output.
Based on the way that different parts of the hippocampus con-
nect, the sensory layer could correspond to neurons in region
CA1 that receive a strong sensory input via the entorhinal cor-
tex [49], [50]. The motor output could correspond to neurons
in region CA1 that have strong bidirectional connectivity with
entorhinal neurons receiving representations of spatial actions
from mPFC or parietal cortex [22], [51], [52]. By FPGA
implementation of the digital neural circuit with reinforcement
capability and making a closed-loop connection between the
FPGA chip and the robotic agent, we artificially recreate the
animal experiment. The model has a few parameters that
are critical to the learning and convergence in the context-
dependent task. In the replay phase, the input voltage value
of neurons in each layer are very important and affect pre-
and post-synaptic spikes’ arrival timing differences. In order
to prevent the network from overflowing, using enough bits
to present numbers is an important factor. In this network, we
present all numbers by 32 bits. Another important factor in
this network is the number of random bits in initial synaptic
weights which leads the WTA networks to operate more
precisely. The value of LTP and LTD in plastic synapses are
very important as well, they need to prevent any saturation.
There are two WTA networks – in the hidden and output
layers. To allow the hard WTA network to specify the winner
more precisely, we define a margin around threshold voltage.
As the margin value affects network performance, it should
be chosen carefully. Similar to the computational model, the
effect of previous synaptic weight on synaptic modification
value is a very important factor which affects the network
performance. The results of this study enhance our understand-
ing of the requirements for implementing the reinforcement
learning algorithm in hardware spiking neural networks. The
findings of this study have a number of important implications
for future practice on leveraging the required area on the
device. The present study is limited to be used in large scale
spiking neural networks because for representing numbers, a
large number of bits is currently required. Further research
should be carried out to have a learning algorithms with lower
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Fig. 10: Evolution of spike events for four functional neurons out of eight hippocampus neurons. Firing patterns are shown
for (a) neuron #2, (b) neurons #3, (c) neurons #4 and (d) neurons #6. The sample index- these are the rows in the spike
raster plots- appear in the same temporal order as they have been recorded per panel.
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Fig. 11: Number of total neurons spikes over each triplet.
Neurons 2 fires selectively for item Y in context A, regardless
of the place the item Y appears. Neuron 3 fires selectively for
item X in context A. Neuron 6 fires selectively for item Y in
context B. Neuron 4 fires selectively for item X in context B
and place 1.
Fig. 12: Network required processing time for each trial.
required bits which are suitable for autonomous systems with
large-scale spiking neural networks.
V. CONCLUSION
This paper presents a digital multiplier-less architecture
for an event-driven spiking neural network which is able to
learn a context-dependent task through reinforcement learning.
Neither neurons nor synapses use the high-cost functions like
exponential or multipliers of original learning rules, therefore,
our implementation leads to higher cost and area efficiency.
As a proof of concept we implemented the proposed network
on Xilinx Kintext-7 FPGA device. For validating the network
performance on hardware, we connected the network to a
robotic vehicle (Pushbot) in a closed sensors-network-motors
loop. Using blinking LEDs that were located at different
heights, a robot could distinguish among the different task-
defining stimuli-triplets and successfully learn the rewarded
associations between items and contexts, independent of the
position of the items in the environment. The proposed model
both on hardware with simulated inputs and in the robotic
task reproduces the results of both the computational model
and also to the animal experiment of previous studies [22],
[23]. This work facilitates research to employ reinforcement
learning for autonomous agents using hardware implemented
SNN systems.
ACKNOWLEDGMENT
The authors would like to thank Giacomo Indiveri,
Dongchen Liang and Alessandro Aimar for fruitful dis-
cussions. We also thank Prof. Jo¨rg Conradt for providing
the robotic hardware and SNSF Project Ambizione (grant
PZOOP2 168183) for financial support.
REFERENCES
[1] A. D. Brown et al., “SpiNNaker - Programming Modele,” IEEE Trans.
Computers, vol. 64, no. 6, pp. 1769–1782, 2015.
[2] P. A. Merolla, J. V. Arthur, R. Alvarez-Icaza, A. S. Cassidy, J. Sawada,
F. Akopyan, B. L. Jackson, N. Imam, C. Guo, Y. Nakamura, B. Brezzo,
I. Vo, S. K. Esser, R. Appuswamy, B. Taba, A. Amir, M. D. Flickner,
W. P. Risk, R. Manohar, and D. S. Modha, “A million spiking-neuron
integrated circuit with a scalable communication network and interface,”
Science, vol. 345, no. 6197, pp. 668–673, 2014. [Online]. Available:
https://science.sciencemag.org/content/345/6197/668
[3] C. Frenkel et al., “A 0.086-mm212.7-pJ/SOP 64k-Synapse256-Neuron
Online-Learning Digital Spiking Neuromorphic Processor in 28nm
CMOS System,” IEEE Trans. Biomedical Syst, 2019.
[4] E. Izhikevich, “Simple Model of Spiking Neurons,” IEEE Trans. Neural
Netw, vol. 14, no. 6, pp. 1569–1572, 2003.
[5] E. M. Izhikevich, “Which Model to Use for Cortical Spiking Neurons,”
IEEE Trans. Neural Netw., vol. 15, no. 5, pp. 1063–1070, 2004.
[6] S. Moradi, N. Qiao, F. Stefanini, and G. Indiveri, “A Scalable Multicore
Architecture With Heterogeneous Memory Structures for Dynamic Neu-
romorphic Asynchronous Processors (DYNAPs),” IEEE Trans. Biomed-
ical Syst, vol. 12, no. 1, pp. 106 –122, 2018.
[7] G. Scho¨ner, J. Spencer, and the DFT Research Group, Dynamic Think-
ing: A Premier on Dynamic Field Theory. Oxford University Press,
2016.
[8] B. V. Benjamin et al., “Neurogrid: A Mixed-Analog-Digital Multichip
System for Large-Scale Neural Simulations,” Proceedings of the IEEE,
vol. 102, no. 5, pp. 699–716, 2014.
[9] N. Qiao et al., “A Reconfigurable On-Line Learning Spiking Neuromor-
phic Processor Comprising 256 Neurons and 128K Synapses,” frontiers
in Neuroscience, vol. 9, no. 141, pp. 1–17, 2015.
[10] G. Indiveri and S. Fusi, “Spike-Based Learning in VLSI Networks
of Integrate-and-Fire Neurons,” in IEEE International Symposium on
Circuits and Systems, New Orleans, LA, USA, 2007.
[11] M. Davies, N. Srinivasa, T. Lin, G. Chinya, Y. Cao, S. H. Choday,
G. Dimou, P. Joshi, N. Imam, S. Jain, Y. Liao, C. Lin, A. Lines, R. Liu,
D. Mathaikutty, S. McCoy, A. Paul, J. Tse, G. Venkataramanan, Y. Weng,
A. Wild, Y. Yang, and H. Wang, “Loihi: A neuromorphic manycore
processor with on-chip learning,” IEEE Micro, vol. 38, no. 1, pp. 82–
99, January 2018.
[12] E. Jokar and H. Soleimani, “Digital Multiplierless Realisation of a
CalciumBased Plasticity Model,” IEEE Trans. Circuits Syst. II, vol. 64,
no. 7, pp. 832–836, 2017.
[13] M. Hayati et al., “Digital Multiplier-less Realization of Two Coupled
Biological Morris-Lecar Neuron Model,” IEEE Trans. Circuits Syst. II,
vol. 62, no. 7, pp. 1805–1814, 2015.
[14] H. Soleimani, A. Ahmadi, and M. Bavandpour, “Biologically inspired
spiking neurons: Piecewise linear models and digital implementation,”
IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 59,
no. 12, pp. 2991–3004, Dec 2012.
[15] M. Nouri et al., “A Digital Neuromorphic Realization of Pair-Based
and Triplet-Based Spike-Timing-Dependent Synaptic Plasticity,” IEEE
Trans. Circuits Syst. II, vol. 65, no. 6, pp. 804–808, 2018.
[16] F. Akopyan, J. Sawada, A. Cassidy, R. Alvarez-Icaza, J. Arthur,
P. Merolla, N. Imam, Y. Nakamura, P. Datta, G. Nam, B. Taba,
M. Beakes, B. Brezzo, J. B. Kuang, R. Manohar, W. P. Risk, B. Jackson,
and D. S. Modha, “Truenorth: Design and tool flow of a 65 mw 1
million neuron programmable neurosynaptic chip,” IEEE Transactions
on Computer-Aided Design of Integrated Circuits and Systems, vol. 34,
no. 10, pp. 1537–1557, Oct 2015.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS (TCAS-I) 12
Fig. 13: Overview of the digital event driven SNN for Hippocampus implemented on Opalkelly XEM7360 board and connecting
to Pushbot robot setup
Fig. 14: Hardware setup for repeating context dependant task
experiment via digital neuromorphic chip. Eight Blinking
LEDs are stuck in different heights and describe eight different
triplets. Triplets with white sing block are non-rewarded (B2X,
B1X, A1Y, A2Y) and Triplets with orange sing blocks are
rewarded.
[17] D. Ma et al., “Darwin: A Neuromorphic Hardware Co-processor Based
on Spiking Neural Networks,” Journal of Computational Electronics,
vol. 77, pp. 43–51, 2017.
[18] C. Lammie, T. Hamilton, and M. R. Azghadi, “Unsupervised Character
Recognition with a Simplified FPGA Neuromorphic System,” in 2018
IEEE International Symposium on Circuits and Systems (ISCAS), May
2018, pp. 1–5.
[19] E. Z. Farsa et al., “A Low-Cost High-Speed Neuromorphic Hardware
Based on Spiking Neural Network,” IEEE Trans. Circuits Syst. II, 2019,
doi: 10.1109/TCSII.2019.2890846.
[20] E. Chicca, F. Stefanini, C. Bartolozzi, and G. Indiveri, “Neuromorphic
Electronic Circuits for Building Autonomous Cognitive Systems,” Pro-
ceedings of the IEEE, vol. 102, no. 9, pp. 1367 – 1388, 2014.
Fig. 15: Behavioral performance of robot during learning the
context-dependant task.
[21] M. B. M. ., H. Blum, A. Dietmu¨ller, Dora, C. Sumislawska, Jo¨rg,
G. Indiveri, and Y. Sandamirskaya, “Obstacle Avoidance and Target
Acquisition For Robot Navigation Using A Mixed Signal Analog/digital
Neuromorphic Processing System,” Frontiers in Neurorobotics, vol. 28,
p. 11, 2017.
[22] F. Raudies and M. E. Hasselmo, “A Model of Hippocampal Spiking
Responses to Items During Learning of a Context-Dependent Task,”
frontiers in System Neuroscience, vol. 23, no. 8, pp. 1–12, 2014.
[23] R. W. Komorowski, J. R. Manns, and H. Eichenbaum, “Robust Con-
junctive Item-place Coding by Hippocampal Neurons Parallels Learning
What Happens Where,” Neural Comput., vol. 29, no. 31, pp. 9918–9929,
2009.
[24] R. S. Sutton and A. G. Barto, Reinforcement Learning:An Introduction,
2nd ed. Massachusetts,US: The MIT Press Cambridge, 2018.
[25] A. Amaravati et al., “A 55-nm, 1.0-0.4V, 1.25-pJ/MAC Time-Domain
Mixed-Signal Neuromorphic Accelerator With Stochastic Synapses for
Reinforcement Learning in Autonomous Mobile Robots,” IEEE Journal
of Solid-State Circuits, vol. 54, no. 1, pp. 75 – 87, 2019.
[26] J. V. Arthur, “Learning In Silicon: A Neuromorphic Model Of The
Hippocampus,” Ph.D. dissertation, Stanford, 2006.
[27] W. Gerstner and W. M. Kistler, Spiking Neuron Models:Single Neurons,
Populations, Plasticity. Cambridge University Press, 2002.
[28] A. S. Cassidy, P. Merolla, J. V. Arthur, S. K. Esser, B. Jackson,
R. Alvarez-Icaza, P. Datta, J. Sawada, T. M. Wong, V. Feldman, A. Amir,
D. B. Rubin, F. Akopyan, E. McQuinn, W. P. Risk, and D. S. Modha,
“Cognitive computing building block: A versatile and efficient digital
neuron model for neurosynaptic cores,” in The 2013 International Joint
Conference on Neural Networks (IJCNN), Aug 2013, pp. 1–10.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS (TCAS-I) 13
[29] G. qiang Bi and M. ming Poo, “Synaptic Modifications in Cultured
Hippocampal Neurons: Dependence on Spike Timing, Synaptic Strength,
and Postsynaptic Cell Type,” Journal of Neuroscience, vol. 18, no. 24,
pp. 10 464–10 472, 1998.
[30] R. M.Wang et al., “A Neuromorphic Implementation of Multiple Spike-
Timing Synaptic Plasticity Rules for Large-Scale Neural Networks,”
frontiers in Neuroscience, vol. 9, no. 180, pp. 1–17, 2016.
[31] A. Cassidy, A. G. Andreou, and J. Georgiou, “A combinational digital
logic approach to stdp,” in 2011 IEEE International Symposium of
Circuits and Systems (ISCAS), May 2011, pp. 673–676.
[32] Z. Navabi, Digital System Test and Testable Design. Worcester,USA:
Springer, 2011.
[33] R. Kreiser, T. Moraitis, Y. Sandamirskaya, and G. Indiveri, “On-chip
Unsupervised Learning in Winner-Take-All Networks of Spiking Neu-
rons,” in IEEE Biomedical Circuits and Systems Conference (BioCAS),
Turin, Italy, 2017.
[34] M. Riesenhuber and T. Poggio, “Hierarchical Models of Object Recog-
nition in Cortex,” Nature Neuroscience, vol. 2, no. 11, pp. 1019–1025,
1999.
[35] Y. Sandamirskaya, “Dynamic Neural Fields as a Step Towards Cognitive
Neuromorphic Architectures,” Frontiers in Neuroscience, vol. 7, p. 276,
2014.
[36] S. Gomar and A. Ahmadi, “Digital Multiplierless Implementation of
Biological Adaptive-Exponential Neuron Model,” IEEE Trans. Circuits
Syst. I, vol. 61, no. 4, pp. 1206–1219, 2014.
[37] M. Heidarpour, A. Ahmadi, and R. Rashidzadeh, “A CORDIC Based
Digital Hardware For Adaptive Exponential Integrate and Fire Neuron,”
IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 63,
no. 11, pp. 1986–1996, Nov 2016.
[38] M.Nouri et al., “Digital Multiplierless Implementation of The Biological
FitzHughNagumo Model,” Neurocomputing, vol. 165, pp. 468–476,
2015.
[39] M. Hayati et al., “Digital Multiplierless Realization of Two Coupled
Biological Hindmarsh-Rose Neuron Model,” IEEE Trans. Circuits Syst.
II, vol. 63, no. 5, pp. 463–467, 2016.
[40] G. Karimi et al., “Digital Implementation of Biologically Inspired Wil-
son Model, Population Behavior, and Learning,” International Journal
of Circuit Theory and Applications, vol. 46, no. 4, pp. 965–977, 2018.
[41] B. Belhadj, J. Tomas, Y. Bornat, A. Daouzli, O. Malot, and S. Renaud,
“Digital Mapping of a Realistic Spike Timing Plasticity Model for Real-
time Neural Simulations,” in 24th Conf. Design Circuit Integr. Syst.
(DCIS), 2009.
[42] C. Lammie, T. J. Hamilton, A. van Schaik, and M. R. Azghadi,
“Efficient FPGA Implementations of Pair and Triplet-Based STDP for
Neuromorphic Architectures,” IEEE Trans. on Circuits and Systems I,
vol. 66, no. 4, pp. 1558–1570, 2019.
[43] S. Y. Bonabi et al., “FPGA Implementation of A Biological Neural
Network Based on The Hodgkin-Huxley Neuron Model,” Frontiers in
Neuroscience, vol. 8, no. 379, pp. 1–12, 2014.
[44] D. Neil and S. Liu, “Minitaur, An Event-Driven FPGA-Based Spiking
Network Accelerator,” IEEE Transactions on Very Large Scale Integra-
tion (VLSI) Systems, vol. 22, no. 12, pp. 2621–2628, Dec 2014.
[45] E. Z. Farsa, S. Nazari, and M. Gholami, “Function Approximation by
Hardware Spiking Neural Network,” Journal of Computational Electron-
ics, vol. 14, no. 3, pp. 707–716, 2015.
[46] https://senselab.med.yale.edu/MicrocircuitDB/showModel.cshtml?
model=194882.
[47] J. Conradt, R. Berner, M. Cook, and T. Delbruck, “An Embedded
AER Dynamic Vision Sensor For Low-Latency Pole Balancing,”
2009 IEEE 12th International Conference on Computer Vision
Workshops, ICCV Workshops, pp. 780–785, 2009. [Online]. Available:
http://citeseerx.ist.psu.edu
[48] M. B. Milde et al., “Obstacle Avoidance and Target Acquisition for
Robot Navigation Using a Mixed Signal Analog/Digital Neuromorphic
Processing System,” Front. Neurorobot., 2017.
[49] E. H, Y. A. P, and R. C, “The Medial Temporal Lobe and Recognition
Memory,” Annu Rev Neurosci, vol. 30, pp. 123–152, 2007.
[50] S. S. Deshmukh, D. Yoganarasimha, H. Voicu, and J. J. Knierim, “Theta
Modulation in The Medial and The Lateral Entorhinal Cortices,” J.
Neurophysiol, vol. 104, no. 2, pp. 994–1006, 2009.
[51] J. M. Hyman, E. A. Zilli, A. M. Paley, , and M. E. Hasselmo, “Working
Memory Performance Correlates With Prefrontal-Hippocampal Theta
Interactions But not With Prefrontal Neuron Firing Rates,” Front. Integr.
Neurosci, vol. 4, no. 2, 2010.
[52] D. A. Nitz, “Spaces Within Spaces: Rat Parietal Cortex Neurons Register
Position Across Three Reference Frames,” Nat. Neurosci, vol. 15, pp.
1365–1367, 2012.
Hajar Asgari received the M.Sc. degree in electrical
engineering from Shahid Chamran University of
Ahvaz, in 2013 and is a Ph.D. student in electri-
cal engineering at Shahhid Beheshti University of
Tehran, Iran. She is currently a visiting Ph.D. student
with the Neuromorphic Cognitive System group,
Institude of Neuroinformatic, university of Zurich
(UZH) and ETH Zurich, Switzerland. Her current
research focuses on neuromorphic engineering.
Babak Mazloom-Nezhad Maybodi received the
B.Sc. and M.Sc. degree in Amirkabir University
of Technology (Tehran Polytechnic) in 1985 and
1989, respectively. He received his PhD degree in
September 2008 from University of Shahid Beheshti,
Tehran, Iran. He was lecturer of Amirkabir Univer-
sity from 1985 to 1989. From 1989 until now, he
is assistant professor of Shahid Beheshti University.
Dr. M.-N. Maybodi research interests include Digital
systems, Electronic Measurement and System Secu-
rity.
Raphaela Kreiser received the M.Sc. degree in
”Neural Systems and Computation” at UZH and
ETH Zurich. Currently she is a Ph.D. student in
the Neuromorphic Cognitive Robots group at the
Institute of Neuroinformatics, UZH and ETH Zurich,
Switzerland. Her research focuses on neuromorphic
solutions for Simultaneous Localization and Map-
ping (SLAM).
Yulia Sandamirskaya is a group leader in the
Institute of Neuroinformatics at the University of
Zurich and ETH Zurich. Her group Neuromorphic
Cognitive Robots studies movement control, mem-
ory formation, and learning in embodied neuronal
systems and implements neuronal architectures in
neuromorphic devices, interfaced to robotic sensors
and motors. She has a degree in Physics from the
Belorussian State University in Minsk and PhD from
the Institute for Neural Computation in Bochum,
Germany. She is the chair of EUCOG European
network for Artificial Cognitive Systems and coordinator of the NEUROTECH
project (neurotechai.eu) that organises a community around neuromorphic
computing technology.
